I. INTRODUCTION
The recently introduced fast and ultra fast IGBTs [l] are considered to be a cost effective choice in medium to high power applications. However, the relatively long turn-off time of these devices limit the switching frequency to about 25 KHz. This limitation is especially noticeable in the single-switch active power factor correction circuit, in which the use of an IGBT as the main switch could be cost effective. Unfortunately, the switching frequency limitation hampers the wide use of IGBTs in this class of applications which are presently of great commercial interest. This shortcoming could be corrected by a soft switching strategy that will reduce the switching losses of the IGBT, permitting thereby efficient operation at high switching frequencies.
The ideal arrangement for an IGBT soft switcher is ZCS or ZVS at tum on, but ZCS at tum off [2, 3] . ZCS at turn off is highly desirable since it can help remove the stored charge which otherwise might cause a long current tail. The objective of this study was to explore a possible realization of a soft switcher that ensures soft switching during tum on and ZCS during tum off of the IGBTs while maintaining soft switching of all other power devices. The proposed topology applies a soft switches auxiliary IGBT which is operated for a short time interval during the turn off commutation of the main IGBT. The proposed soft switcher is believed to be optimal for IGBTs since it combats the main switching losses of the devices, namely the turn off losses, while assuring soft switching at turn on. The moderate increase in the average switch current is compatible with the fact that the IGBTs 'on' voltage is practical independent of the current. The IGBT implementation of the soft switcher discussed here is believed to be novel. It shares some common features with a thyristor based soft switching scheme described earlier [4] but differs from other proposed ZCS schemes for IGBTs [51. However, after this study was concluded and submitted for presentation at APEC-95 we found that, apparently concurrent with this study, the same approach was explored by K.Wang et al. [6] .
This paper presents a thorough theoretical analysis of the proposed switcher including design guidelines. Also given in the paper are details of an experimental Boost converter used to test the proposed soft switching scheme and the main experimental results that were obtained.
THE DUAL SWITCH TOPOLOGY
The Dual-Switch Soft Switcher topology (DSSS, Fig. 1 ) can be implement in various types of PWM dc-dc converters: Buck, Boost, Buck-Boost, Cuk, Zeta, and Sepic The proposed switcher (Fig. 1) includes two branches connected in parallel. The main switch Q1, shunted by an anti-parallel diode D1 and connected in series with a resonant inductor Lr form the first branch. The second branch comprises the auxiliary switch 42, shunted by another anti-parallel diode D2 and connected in series with a resonant capacitor Cr. The operation of the auxiliary switch (42) is synchronized to the main switch (Q1). It is turned on just prior to the instant that the main switch (Q1) is due to be turned off. This creates a sinusoidal current in the series resonance network (Lr,Cr) which forces a negative current through the branch of the main switch (Q1, D1). Consequently, Q1 current reduces smoothly to zero while the peak resonant current is channeled through the reverse diode (Dl). At this time, the gate drive of the main switch (Q1) can be removed while the switch is under zero current conditions achieving thereby true ZCS. During turn on of the main switch (Qi), the resonant inductor 
Zeta and Sepic converters are infinitely large. circuits ( Fig. 2) Fig. 2 ) when the points a and b of the DSSS are shorted. The relationships between I, and input (Iin) and output (Io) currents and the relations between ve, vsh and input (vi,) and output (Vo) voltages, are found by Kirchhoffs laws (Table I ). The operation of the DSSS converter will be discussed in relation to the waveforms of Fig. 3 that were obtained by PSPICE (MicroSim Inc.) simulations carried out under the above assumptions. vgl and vg2 are the gate voltages of the main (Q1) and auxiliary switch (e). v s h 2. In the interval tl42 the main transistor Q1 and the main diode D are conducting. As the current of Q1 increases linearly, the current of the diode D decreases at the Same rate since the sum of the two equals Ie. This commuta'ion ends when the current Of the main diode D reaches zero and the diode turns off. The duration Of the interval IeLr t1-2 = -Ve is found to be:
(1)
3.
Once the clamping effect of D is removed, the resonant inductor Lr and resonant capacitor Cr are free to resonate.
This resonant current will force the anti-parallel diode D2
into conduction. That is, during the interval t2-t3 both the main transistor Q1 and the anti-parallel diode D2 of the auxiliary switch are conducting. They close the resonant path of Lr Cr and carry the sinusoidal current that develops. The magnitude of the resonant current and the capacitor Cr voltage can be expressed as:
The DSSS switching cycle includes seven stages ( Fig. 3 ): 1. In the interval preceding t i both transistors of the DSSS are 'off and the main diode of the converter D is 'on'. The voltage of the main transistor Q1 and capacitor Cr is Ve. This interval ends when the main transistor Q1 is driven to turn on. This interval ends when the resonant current (ir) reaches zero and the anti-parallel diode D2 turns off. At this instant, the capacitor Cr voltage is negative and equal, in its absolute magnitude, to the voltage Ve. The voltage on the main diode D at this instant is equal 2Ve (Fig. 3) . The duration of the interval t2-t3 is found to be: (6) iQ1= Ie + ir where Tr is the resonant period. 4. In the interval t3-t4 the main transistor Q1 is conducting while the auxiliary switch 4 2 and all diodes are 'off, The voltage across the auxiliary switch 4 2 and the main diode D is Ve. This interval ends when the auxiliary switch @ is turned on. The voltage of the main diode D swings at this moment to 2Ve. 5. During the interval t4-t5 both transistors (Q1 and @) are conducting. They close the loop on the resonant circuit Lr, Cr , but now the resonant current ir is in the reverse direction compared to the interval t2-t3.Consequently, the current of the inductor L, and the main switch Q1 is now the difference between To secure ZCS, the peak resonant current Ipk (4) must be larger than 1,. If this condition is fulfilled, iQ1 will smoothly reach zero at an instant labeled t5. At this moment the anti-parallel diode D1 will tum on. The duration of the interval t445 is:
and ir:
6. In interval t5-6 the auxiliary transistor 42 and the antiparallel diode D1 conduct. The equivalent circuit is the same as in the interval t445. This interval ends when the diode (Dl) current smoothly reaches zero, turning it off. The duration of the interval t5-6 is:
;2 I I t5 t7 The gate dnve of the main switch Q1 must be removed during the interval t5-% and preferably at its beginning. The magnitude of the capacitor Cr voltage in the intervals U-6 can be expressed as:
(12) 7. In the final operational stage t6-t7, the auxiliary transistor @ is conducting and all diodes are tumed off. The capacitor Cr is charged under action of the current 1, .
The interval ends when the voltage across the capacitor Cr (VCr)
VCr = --(t+j)+Vesin(q-? k t5 Cr 2 reaches Ve and the main diode D tums on. The duration of the interval 6-t7 is found to be:
The instant t7 marks the end of the complete switching cycle and the beginning of the next cycle.The gate drive of the auxiliary switch 4 2 must be removed during the interval t7-(tl+Ts) and preferable at its beginning. Note that the current and voltage waveforms of the main transistor Q1 and the anti-parallel diode D1 (Fig.3) have the same form as in the isolated dc-dc converter described previously [7] . The results of the above analysis, summarized in The converter voltage ratio is derived as a function of Vin the apparent duty cycle @a> defined as:
where TA = ti-4 is the time interval between t i when the main switch (Q1) is turned on and when the auxiliary switch (Q2) is turned on (Fig. 3) ; Ts is the switching period.
The voltage transfer ratio is obtained by applying the assertion that in steady state the average voltage across the main inductor (vL) must be zero, i.e.:
TS
where VL is the instantaneous value of the voltage across the main inductor of the converter (in Cuk, Zeta and Sepic converters the voltages across both main inductors are equal). Note that in the equivalent circuits of Fig. 2 VL is the voltage across the current source k:
in the intervals t2-t3 and t4-t7 in the interval t3-t4 and in the intervals ti42 and t7-(tl+Ts)
We assume: 1. The duration of the interval ti42 is negligible small.
2. The capacitor voltage v c in the interval %-t7 is described by equation (12) instead of (13) and therefore the Tr duration of the interval t4-t7 is equal -.
2 Inserting (17) -(19) in (16) and applying (3), (7), (ll), (12) and (15) Note that this expressions conform to the corresponding PWM equations for each topology, except that the conventional PWM duty cycle (D) is replaced by an equivalent duty cycle De defined by (21).
The minimal value of the apparent duty cycle Da min (for proper operation) corresponds to the case when the auxiliary switch 4 2 is tuning on at the same instant when the antiparallel diode turns off, i.e. when t3-4 = 0. In this case Tr TA = t3-1 = t3-2 = -2 That is, the minimum apparent duty cycle Da min is: The maximum value of the equivalent duty cycle will approach unity under the assumption, made above, that the interval tl-t2 (Fig. 3) is negligibly small. A more rigorous analysis shows that if t i 4 2 is considered than the more accurate upper bound to the equivalent duty cycle ( De m a ) is:
De m a = 1 --TS or, applying (1). (4), (51, (7), and (10) The maximal value of the apparent duty cycle can be defined from the approximate equation: m The average current of the main transistor I Q~ av can be described by the following equation:
In practical cases, the expression in the square brackets is negligibly small. Consequently (30) can be approximated by:
Tr 2
IQlav=kDa+IhTkDe+$ Ipk-k) 2 (31)
As would be expected, the average current of the main transistor is higher than in conventional hard switched PWM converters (where I Q~= D k). If Tr (the resonance period) is much shorter than Ts and g (I&&) is relatively small (g=1.3
... 1.5) the penalty paid for ZCS will be rather negligible. The peak current of the main transistor will be: IQ1 max = Ie + Ipk (32) while the average (IQ2 av) and peak (IQ2 mad currents of the auxiliary transistor @ are found to be: The analysis given above describes the operation of an ideal DSSS. However, turn off processes in practical transistors and diodes may affect the operation of real DSSS switcher. In particular, a rapid reverse recovery of diode D1 when it turns off (Fig. 4) will induce a high voltage on the inductor Lr and therefore across the main transistor Q1. This will initiate parasitic oscillations in the resonant network which includes inductor Lr, the capacitances of the turned off diode D1 and the turned off transistor Q1. This undesired situation can be corrected by clamping the common point of the inductor Lr, the main transistor Q1 and the anti-parallel diode D1 to voltage source Ve through an auxiliary circuit which includes a Zener diode DZ and an ordinary diode D3 (Fig. 6) . In this case the transistor Voltage vQ1 will be limited to ve+vz, where V z is the breakdown voltage of m.
The function of the Zener diode is to help reduce to zero any residual currents in Lr ( such as the reverse recovery current of D1 ) after the main switch (Q1) is tumed off. Without the Zener diode, the current of the inductor Lr will continue to flow through D3 increasing overall losses and causing hard switching of Q1 at turn on.
The practical switcher (Fig. 5 ) includes an additional diode (D4) that clamps the auxiliary transistor (42) to the voltage source Ve to protect 4 2 against voltage spikes generated by stray inductances.
IV. THE EXPERIMENTAL CIRCUIT
The experimental boost converter (Fig. 6 ) was operated at a switching frequency of lOOkHz to power levels of 6OOW when Q1 was IRGBC20U and up to 1kW when Q1 was WGPCSOU. The voltage and current waveforms (Fig. 7) were found to be smooth and practically identical to the theoretical waveforms depicted in Fig. 3 , except for the trench that follows the peak current of main switch current (Q1). The deep is attributed to the reverse recovery of the anti-parallel diode D2. This deviation from the theoretical waveform has only a slight affect on the operation of the switcher: it reduces somewhat the maximum voltage on Cr(by about 10%). This, in turn, reduces the maximum peak current during turn off commutation.
The experiments also confirmed the conjecture that the proposed topology alleviates the problem associated with the reverse recovery of the main diode (Fig. 8) . The efficiency of the experimental prototype was measured to be 94.6% under the following operational conditions: fs= 100KHz; Vin= 140.5 V; Iin=7.55 A; Vo= 261 V; Po = 1004 W; Don= 0.45.
V. DISCUSSION AND CONCLUSIONS
The theoretical and experimental investigation of this study suggest that the proposed soft switching scheme is highly effective in reducing both the turn on and turn off losses of the main and auxiliary IGBTs. It would thus appear that operation of this IGBT soft switcher in active power factor correction circuits (APFC) at a lOOKHz switching frequency and above becomes practical and yet rather easy to implement.
The experimental results of this study demonstrate that the extra peak current stresses of the proposed ZCS circuit are easily managed by commercially available IGBTs. The additional losses associated with these stresses are rather low due to the fact that they represent only a moderate increase in the average currents which are the dominant source of losses for the main and auxiliary IGBTs. Furthermore since the main (Q1) and auxiliary (a) transistors are soft switched, both can be IGBTs. This in turn reduces the losses of the auxiliary switch even when a smaller IGBT is used. The only concern would be to select an IGBT that withstand the expected peak resonance current.
D2
D3 -1 Aside from the larger component count, the main penalty of the DSSS topology is the higher voltage stresses of the main diode (D): twice that of the corresponding hard switched topology. The necessity to use a diode with a higher breakdown voltage will, in practice, increase the conduction losses of the diode due to the larger voltage drop of a higher voltage diode (or a combination of two diodes in series). This drawback is reimbursed to a large extent by the fact that the diode is now soft switched (Fig. 8) . Consequently, both the reverse recovery losses and EM1 emission associated with the turn off of this diode are considerably smaller.
Notwithstanding the ZCS at turn off, the main as well as the auxiliary IGBTs need to be fast units if switching frequency is high.This is a consequence of the fact that the transistors must be fast enough to cope with the fast, albeit soft, turn on and turn off transitions and short delays available for recovery. The experimental results of this study suggest that the proposed DSSS provides a speed up factor of about 3. That is, an IGBT that is limited by hard switching losses to a given switching frequency , can be switched three times faster if the DSSS is applied. Under these condition$ the switching losses will be about the same. This seems to suggest that the benefits of applying the DSSS topology could be substantial. 
